- 您现在的位置：买卖IC网 > Sheet目录1249 > TS-MAC-XM-UT4 (Lattice Semiconductor Corporation)SITE LICENSE ETH MAC TRI-SPD XP
Chapter 4:
IP Core Generation and Evaluation
This chapter provides information on how to generate the Lattice TSMAC IP core using the Diamond or ispLEVER
software IPexpress tool, and how to include the core in a top-level design.
Licensing the IP Core
An IP core- and device-specific license is required to enable full, unrestricted use of the TSMAC IP core in a com-
plete, top-level design. Instructions on how to obtain licenses for Lattice IP cores are given at:
Users may download and generate the TSMAC IP core and fully evaluate the core through functional simulation
and implementation (synthesis, map, place and route) without an IP license. The TSMAC IP core also supports
Lattice’s IP hardware evaluation capability, which makes it possible to create versions of the IP core that operate in
hardware for a limited time (approximately four hours) without requiring an IP license. See “Hardware Evaluation”
on page 46 for further details. However, a license is required to enable timing simulation, to open the design in the
Diamond or ispLEVER EPIC tool, and to generate bitstreams that do not include the hardware evaluation timeout
limitation.
Getting Started
The TSMAC IP core is available for download from the Lattice IP Server using the IPexpress tool. The IP files are
automatically installed using ispUPDATE technology in any customer-specified directory. After the IP core has
been installed, the IP core will be available in the IPexpress GUI dialog box shown in Figure 4-1 .
The IPexpress tool GUI dialog box for the TSMAC IP core is shown in Figure 4-1. To generate a specific IP core
configuration the user specifies:
? Project Path – Path to the directory where the generated IP files will be located.
? File Name – “username” designation given to the generated IP core and corresponding folders and files.
? (Diamond) Module Output – Verilog or VHDL.
? (ispLEVER) Design Entry Type – Verilog HDL or VHDL.
? Device Family – Device family to which IP is to be targeted (e.g. LatticeSCM, Lattice ECP2M, LatticeECP3,
etc.). Only families that support the particular IP core are listed.
? Part Name – Specific targeted part within the selected device family.
IPUG51_03.0, December 2010
40
Tri-Speed Ethernet MAC User’s Guide
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
TS250-130F-2
POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-B-0.5-2
POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RB-2
POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RC-2
POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RC-B-0.5-2
POLYSWITCH PTC RESET 0.13A SMD
TS600-170F-2
POLYSWITCH PTC RESET 0.17A T/R
TS600-200F-RA-B-0.5-2
POLYSWITCH PTC RESET 0.20A SMD
TS600-400F-2
POLYSWITCH PTC RESET 0.40A SMD
相关代理商/技术参数
TSMBG0505C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|100V V(BO) MAX|DO-215AA
TSMBG0506C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|110V V(BO) MAX|DO-214AA
TSMBG0507C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|145V V(BO) MAX|DO-214AA
TSMBG0509C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|185V V(BO) MAX|DO-215AA
TSMBG0510C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|200V V(BO) MAX|DO-214AA
TSMBG0511C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|210V V(BO) MAX|DO-214AA
TSMBG0512C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|215V V(BO) MAX|DO-214AA
TSMBG0514C
制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|250V V(BO) MAX|DO-214AA